XC4008E-3PQ160I

XC4008E-3PQ160I, 160PQFP, FPGA, 5V, 770 logic cells

Rated 5 Rating 5 | reviews | Write a review

Price:: US $111.00~125.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $111.00~125.00

PartNumber:: XC4008E-3PQ160I

Brand:: Xilinx, Inc - Xilinx | Pack: QFP | D/C: 05+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Selina's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-08-10

From Other Seller

Part Number:XC4008E-3PQ160I
US $111.00 - 125.00
HCPL-7800A

US $2.50 - 4.10 / Piece
(0) Remove
HEF4051BT

US $0.15 - 1.20 / Piece
(0) Remove
Quantity:

piece

Product Summary

The XC4008E-3PQ160I is a high-performance, high-capacity Field Programmable Gate Array. The XC4008E-3PQ160I provides the benefits of custom CMOS VLSI, while avoiding the initial cost, long development cycle, and inherent risk of a conventional masked gate array. The result of thirteen years of FPGA design experience and feedback from thousands of customers, the XC4008E-3PQ160I combines architectural versatility, on-chip Select-RAM memory with edge-triggered and dual-port modes, increased speed, abundant routing resources, and new, sophisticated software to achieve fully automated implementation of complex, high-density, high-performance designs.

Parametrics

XC4008E-3PQ160I general specifications: (1)logic cells:770; (2)max logic gates(NO RAM):8000; (3)max. RAM bits(No logic):10368; (4)typical gate range:6000 to 15000; (5)CLB matrix:18*18; (6)total CLBs:324; (7)Number of filp-flops:936; (8)max. user I/O:144.

Features

XC4008E-3PQ160I features: (1)Fully PCI compliant (speed grades -2 and faster); (2)Abundant fiip-flops; (3)Flexible function generators; (4)Dedicated high-speed carry logic; (5)Wide edge decoders on each edge; (6)Hierarchy of interconnect lines; (7)Internal 3-state bus capability; (8)Eight global low-skew clock or signal distribution networks; (9)System Performance beyond 80 MHz; (10)Flexible Array Architecture; (11)Low Power Segmented Routing Architecture; (12)Interfaces to popular design environments; (13)Fully automatic mapping, placement and routing; (14)Interactive design editor for design optimization.