EPM3064ATC44-10N

low–cost, high–performance device, 5.75 V, 25 mA, Q

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.50~4.50 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $1.50~4.50

PartNumber:: EPM3064ATC44-10N

Brand:: Altera Corporation - ALTR | Pack: QFP | D/C: 04+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Selina's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-08-09

From Other Seller

Part Number:EPM3064ATC44-10N
US $1.50 - 4.50
iphone5 data cable

US $4.00 - 5.00 / Piece
(0) Remove
IRF3205

US $0.80 - 2.50 / Piece
(0) Remove
Quantity:

piece

Product Summary

The EPM3064ATC44-10N is a low–cost, high–performance device based on the Altera MAX architecture. Fabricated with advanced CMOS technology, the EPM3064ATC44-10N operates with a 3.3-V supply voltage and provide 600 to 10,000 usable gates, ISP, pin-to-pin delays as fast as 4.5 ns, and counter speeds of up to 227.3 MHz. The EPM3064ATC44-10N in the –4, –5, –6, –7, and –10 speed grades is compatible with the timing requirements of the PCI Special Interest Group (PCI SIG).

Parametrics

EPM3064ATC44-10N absolute maximum ratings: (1)VCC, Supply voltage With respect to ground: –0.5 to 4.6 V; (2)VI, DC input voltage: –2.0 to 5.75 V; (3)IOUT, DC output current, per pin: –25 to 25 mA; (4)TSTG Storage temperature No bias : –65 to 150 ℃; (5)TA, Ambient temperature Under bias: –65 to 135 ℃; (6)TJ, Junction temperature PQFP and TQFP packages, under bias: 135 ℃.

Features

EPM3064ATC44-10N features: (1)High performance, low cost CMOS EEPROM based programmable logic devices (PLDs) built on a MAXR architecture; (2)3.3-V in-system programmability (ISP) through the built in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with advanced pin-locking capability; (3)Built in boundary-scan test (BST) circuitry compliant with IEEE Std 1149.1-1990; (4)High–density PLDs ranging from 600 to 10,000 usable gates; (5)4.5–ns pin–to–pin logic delays with counter frequencies of up to 227.3 MHz; (6)MultiVoltTM I/O interface enabling the device core to run at 3.3 V, while I/O pins are compatible with 5.0–V, 3.3–V, and 2.5–V logic levels; (7)Pin counts ranging from 44 to 256 in a variety of thin quad flat pack (TQFP), plastic quad flat pack (PQFP), plastic J–lead chip carrier (PLCC), and FineLine BGA packages.